Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Why do we use a Clock tree?

Answers were Sorted based on User's Feedback



Why do we use a Clock tree?..

Answer / sharekhan

Clock tree is usd for equal distribution of clock in a VLSI
circuitry.In this technique the VLSI blocks are at equal
distance from the central clock.This technique is ues to
eliminate skew problem.

Arrangemnet is in the form of alphabhet "H" with VLSI
blocks are arranged at the end of the alphabhet H and clock
circuitry aplied at the centre of the "H".THus each block
is at equal distance from the clock circuitry.

Is This Answer Correct ?    18 Yes 0 No

Why do we use a Clock tree?..

Answer / arghya sasmal

During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.

Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation

Is This Answer Correct ?    4 Yes 0 No

Why do we use a Clock tree?..

Answer / purna

The main goals of CTS are
1. Clock signal is propagate to all flops in same time.
2. Low global and local skew.
3. Less insertion delay.
4. For low power designs Clock gating cells are added based
on the designer requirement.
5.Selecting a tree structure from (H,Y,binary and fish bone
etc...)
6. less number of buffer and inverters in the clock path.
7. Clock pin has high fanout to balance skew, we need to
synthesis the clock path separately.

Is This Answer Correct ?    3 Yes 0 No

Post New Answer

More VLSI Interview Questions

What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,


What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


Insights of a 4bit adder/Sub Circuit?

0 Answers   Intel,


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers   Infosys,


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


What is the ideal input and output resistance of a current source?

0 Answers  


Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,


What are the steps required to solve setup and hold violations in vlsi?

0 Answers  


What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

0 Answers   Infosys,


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

0 Answers   Intel,


what is the difference between the testing and verification?

1 Answers   Intel,


Categories