Interested to Buy Any Domain ? << Click Here >> for more details...
Why do we use a Clock tree?
- 3 Answers
- 13535 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / sharekhan
Clock tree is usd for equal distribution of clock in a VLSI
circuitry.In this technique the VLSI blocks are at equal
distance from the central clock.This technique is ues to
eliminate skew problem.
Arrangemnet is in the form of alphabhet "H" with VLSI
blocks are arranged at the end of the alphabhet H and clock
circuitry aplied at the centre of the "H".THus each block
is at equal distance from the clock circuitry.
| Is This Answer Correct ? | 18 Yes | 0 No |
Answer / arghya sasmal
During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.
Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation
| Is This Answer Correct ? | 4 Yes | 0 No |
Answer / purna
The main goals of CTS are
1. Clock signal is propagate to all flops in same time.
2. Low global and local skew.
3. Less insertion delay.
4. For low power designs Clock gating cells are added based
on the designer requirement.
5.Selecting a tree structure from (H,Y,binary and fish bone
etc...)
6. less number of buffer and inverters in the clock path.
7. Clock pin has high fanout to balance skew, we need to
synthesis the clock path separately.
| Is This Answer Correct ? | 3 Yes | 0 No |
Explain how Verilog is different to normal programming language?
What is look up table in vlsi?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain the Various steps in Synthesis?
What are the steps required to solve setup and hold violations in vlsi?
what are three regions of operation of MOSFET and how are they used?
Insights of a 4bit adder/Sub Circuit?
Mention what are three regions of operation of mosfet and how are they used?
Have you studied buses? What types?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain the difference between write through and write back cache.
Implement F = AB+C using CMOS gates?
86 Family 
