How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

Question Posted / teja@tez

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

why is the number of gate inputs to CMOS gates usually limited to four?

Explain the Working of a 2-stage OPAMP?

What are the different classification of the timing control?

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

Explain what is the use of defpararm?

Explain the difference between write through and write back cache.

what is short Channel effect.

Give the various techniques you know to minimize power consumption?

What is the difference between nmos and pmos technologies?

What is the ideal input and output resistance of a current source?

Explain Custom Design Flow?

For more VLSI Interview Questions Click Here