How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

Question Posted / teja@tez

0 Answers
1169 Views
Infosys, I also Faced
E-Mail Answers

No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

How about voltage source?

0 Answers

Explain what is slack?

0 Answers

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers Intel,

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers Infosys,

Explain the working of 4-bit Up/down Counter?

0 Answers Intel,

Differences between functions and Procedures in VHDL?

5 Answers Intel,

What is the depletion region?

1 Answers

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers Intel,

what is conductance and valence band?

1 Answers

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

0 Answers Intel,

Explain why & how a MOSFET works?

2 Answers Infosys,

Explain the various MOSFET Capacitances & their significance ?

1 Answers Infosys,

For more VLSI Interview Questions Click Here