How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

Question Posted / teja@tez

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

What is look up table in vlsi?

what is the doping?

What are the different types of skews used in vlsi?

6-T XOR gate?

What is the function of enhancement mode transistor?

What happens if we delay the enabling of Clock signal?

What is charge sharing?

What's the price in 1K quantity?

What is Cross Talk?

Implement a 2 I/P and gate using Tran gates?

Give the cross-sectional diagram of the cmos.

In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

For more VLSI Interview Questions Click Here