How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

Question Posted / teja@tez

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

What happens if we use an Inverter instead of the Differential Sense Amplifier?

What are the steps required to solve setup and hold violations in vlsi?

Explain Custom Design Flow?

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

Have you studied buses? What types?

What is Noise Margin? Explain the procedure to determine Noise Margin?

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

Cross section of an NMOS transistor?

Explain about 6-T XOR gate?

What are the different classification of the timing control?

Explain the working of differential sense amplifier?

Advantages and disadvantages of Mealy and Moore?

For more VLSI Interview Questions Click Here