Answer Posted / guest
yes
data bus& address bus
| Is This Answer Correct ? | 2 Yes | 1 No |
Post New Answer View All Answers
Implement a 2 I/P and gate using Tran gates?
How logical gates are controlled by boolean logic?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What are the different design techniques required to create a layout for digital circuits?
Insights of a 4bit adder/Sub Circuit?
Basic Stuff related to Perl?
What types of high speed CMOS circuits have you designed?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Mention what are the different gates where Boolean logic are applicable?
What are the steps required to solve setup and hold violations in vlsi?
What are the steps involved in preventing the metastability?
What are the ways to Optimize the Performance of a Difference Amplifier?