Why do we need both PMOS and NMOS transistors to implement a
pass gate?
Answers were Sorted based on User's Feedback
Answer / eyeman
Any logic gate can be constructed using pMOS and nMOS
transistor. nMOS being negatively doped silicon, rich in
electrons while pMOS is positively doped silicon, rich in
holes. Thus pMOS transistors are great at transmitting a
logic 1 voltage without signal loss, but the same cannot be
said about logic 0 voltages. Having 0 V at one side of a
conducting pMOS transistor yields a voltage at the other
side somewhat higher than 0 V. nMOS transistors are good to
pass logic 0 but not so good at passing logic 1. Thus the
best possible transmission behavior can be obtained by
combining both kinds of transistors. This is the trick in
pass gate.
Is This Answer Correct ? | 16 Yes | 2 No |
Answer / pushpa
both are not perfect at 0 or 1,pmos is perfect of 1 but not 0,so nmos is perfect of 0 not 1..so we are use the both
Is This Answer Correct ? | 1 Yes | 0 No |
Answer / akshay aggarwal
nmos output is inverted.for eg.-
if we have to make y=a+b
we will design it using nmos....but we get the output
ybar = a + b
to get y instead of ybar we use a complementary pmos circuit
Is This Answer Correct ? | 1 Yes | 6 No |
What is polymorphism? (C++)
Draw the stick diagram of a NOR gate. Optimize it
Why does the present vlsi circuits use mosfets instead of bjts?
Explain what is the use of defpararm?
What is a linked list? Explain the 2 fields in a linked list?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
what is body effect?
Mention what are three regions of operation of mosfet and how are they used?
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What transistor level design tools are you proficient with? What types of designs were they used on?
what is the difference between the TTL chips and CMOS chips?