What is the function of tie-high and tie-low cells?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Explain about 6-T XOR gate?

0 Answers   Intel,


Give the various techniques you know to minimize power consumption?

5 Answers  


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

0 Answers   Infosys,


Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,


what is the difference between the testing and verification?

1 Answers   Intel,






Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

0 Answers   Infosys,


Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


Explain the difference between write through and write back cache.

2 Answers   Intel,


Give various factors on which threshold voltage depends.

0 Answers  


Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

0 Answers   Infosys,


What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,


Categories