What is the function of tie-high and tie-low cells?
No Answer is Posted For this Question
Be the First to Post Answer
Explain about 6-T XOR gate?
Give the various techniques you know to minimize power consumption?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain the operation of a 6T-SRAM cell?
what is the difference between the testing and verification?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Give the expression for CMOS switching power dissipation?
Explain the difference between write through and write back cache.
Give various factors on which threshold voltage depends.
Are you familiar with VHDL and/or Verilog?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,