Explain ASIC Design Flow?

Answers were Sorted based on User's Feedback



Explain ASIC Design Flow?..

Answer / amar

ASIC design flow:
Stands for Application specific integrated circuit.

This kind of design flow has been completely automated
with few manual steps

Below is the flow

1 ] system level specification
2 ]RTL coding and simulation

2 ] netlist synthesis , dft scan insertion ---> DFT ATPG,
STA,GLS can be run in this stage

3 ] physical design process
netlist extraction with actual parasitics
sign off STA , GLS , Power analysis will be done here

GDS2 ----> Manufacturer

In ASIC , We use standard cells which are predesigned and
pre verified cells created as library from where physical
design tools will choose the correct cell to place and route.

Comapre and contrast this with Custom IC design where we do
not have so much automation , and also we do not use
standard cells instead custom cells are created for use in
custom IC design

Is This Answer Correct ?    18 Yes 2 No

Explain ASIC Design Flow?..

Answer / david schkolnik

To Answer #1 I must add the check done between steps:
After:
architecture is defined: Review with peers:
RTL coding: Logic simulation with tools like NCsim
Synthesis: first shot STA of (with estimated delays).
Formal verification against RTL (w/Formality)
DFT insertion and ATPG: Logic simulation, coverage, - Formal verification against
pre-DFT netlist.
Place and Route: sign-off STA (with actual delays)
LVS, DRC

Because the Verification process of the original code continues in parallel during the rest of the project, some bugs come up very late when it's too late to re-do the whole thing. Sometimes timing problems need late fixes. These small changes are called ECO, which are made straight on Layout. Then LVS needs to be run again and the result be analyzed by the top engineers in the team. Still, many bugs are born in this stage.

Is This Answer Correct ?    2 Yes 2 No

Post New Answer

More VLSI Interview Questions

Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,


What is threshold voltage?

0 Answers  


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

0 Answers   Infosys,


How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,






What?s the critical path in a SRAM?

2 Answers   Infosys, Intel, Texas,


Explain what is scr (silicon controlled rectifier)?

0 Answers  


What is FPGA?

7 Answers   Intel,


Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,


Explain depletion region.

0 Answers  


Tell me the parameters as many as possible you know that used to character an amplifier?

1 Answers  


Are you familiar with the term MESI?

1 Answers   Intel,


Categories