Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What is validation?

Answers were Sorted based on User's Feedback



What is validation?..

Answer / amar

Specifically post silicon validation means that once the
chip silicon has come out , it is tested thoroughly whether
is is behaving correctly what it is intended for ...

Once it gets through this validation , high volume
production of the chip can be made

Is This Answer Correct ?    19 Yes 3 No

What is validation?..

Answer / nitin

validation is a process where we test the chip on test board
they are basically test chips and are tested before coming
into routine production.

Is This Answer Correct ?    6 Yes 1 No

Post New Answer

More VLSI Interview Questions

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

0 Answers   Infosys,


Explain depletion region.

0 Answers  


What is polymorphism? (C++)

2 Answers   Intel,


Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  


What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?

2 Answers  


Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

0 Answers   Infosys,


why is the number of gate inputs to CMOS gates usually limited to four?

0 Answers  


How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,


Explain Clock Skew?

6 Answers   Intel, nvidia,


Are you familiar with the term MESI?

0 Answers   Intel,


Categories