Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is validation?

Answer Posted / nitin

validation is a process where we test the chip on test board
they are basically test chips and are tested before coming
into routine production.

Is This Answer Correct ?    6 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is threshold voltage?

1186


What transistor level design tools are you proficient with? What types of designs were they used on?

3448


Are you familiar with the term MESI?

2741


What is the ideal input and output resistance of a current source?

3015


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1118


Give various factors on which threshold voltage depends.

1304


What was your role in the silicon evaluation/product ramp? What tools did you use?

3731


How to improve these parameters? (Cascode topology, use long channel transistors)

2187


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1194


Explain what is multiplexer?

1078


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1573


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1605


Explain Cross section of a PMOS transistor?

1234


What happens if we delay the enabling of Clock signal?

2372


What is the difference between cmos and bipolar technologies?

1133