What is the critical path in a SRAM?
No Answer is Posted For this Question
Be the First to Post Answer
Give the expression for CMOS switching power dissipation?
Insights of a Tri-state inverter?
What are the different design techniques required to create a layout for digital circuits?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain sizing of the inverter?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain Clock Skew?
How many bit combinations are there in a byte?
Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?