What is the critical path in a SRAM?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


Insights of a Tri-state inverter?

1 Answers   Intel,


What are the different design techniques required to create a layout for digital circuits?

0 Answers  


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,






Explain sizing of the inverter?

0 Answers   Infosys,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


Explain Clock Skew?

6 Answers   Intel, nvidia,


How many bit combinations are there in a byte?

6 Answers   Intel,


Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

1 Answers   IIT, Intel,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


Categories