Answer / salla nagaraju

When sampling data from a bus using CMOS transmission gates or multiplexers, charge sharing can occur, leading to incorrect logic levels at the output.

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

How does a pn junction works?

2 Answers   Wipro,

---

what is conductance and valence band?

1 Answers  

---

What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,

---

How can you model a SRAM at RTL Level?

0 Answers   Infosys,

---

Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

0 Answers   Infosys,

---

What is the difference between cmos and bipolar technologies?

0 Answers  

---

What is the difference between = and == in C?

5 Answers   Intel,

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,

---

Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,

---

What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,

---