In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
No Answer is Posted For this Question
Be the First to Post Answer
Explain various adders and difference between them?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the difference between = and == in C?
what is Slack?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain the operation of a 6T-SRAM cell?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Cross section of an NMOS transistor?
How about voltage source?
Draw a CMOS Inverter. Explain its transfer characteristics
For CMOS logic, give the various techniques you know to minimize power consumption