Interested to Buy Any Domain ? << Click Here >> for more details...
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
- 0 Answers
- 1167 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Differences between functions and Procedures in VHDL?
Implement F= not (AB+CD) using CMOS gates?
what is the difference between the TTL chips and CMOS chips?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
Why is Extraction performed?
What transistor level design tools are you proficient with? What types of designs were they used on?
what is Early effects and their physical origin.
What was your role in the silicon evaluation/product ramp? What tools did you use?
What happens if we delay the enabling of Clock signal?
What is the difference between the mealy and moore state machine?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
What happens to delay if you increase load capacitance?
86 Family 
