In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

0 Answers   Infosys,


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,


Implement F= not (AB+CD) using CMOS gates?

0 Answers   Intel,


Tell me the parameters as many as possible you know that used to character an amplifier?

1 Answers  






Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,


What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,


Cross section of an NMOS transistor?

3 Answers   Intel,


Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,


Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  


Categories