Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 20628 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
| Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
| Is This Answer Correct ? | 13 Yes | 6 No |
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
If not into production, how far did you follow the design and why did not you see it into production?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Cross section of an NMOS transistor?
What products have you designed which have entered high volume production?
Explain what is multiplexer?
What is interrupt latency?
What is the difference between synchronous and asynchronous reset?
What is look up table in vlsi?
Advantages and disadvantages of Mealy and Moore?
Have you studied buses? What types?
What is clock feed through?
86 Family 
