In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
Is This Answer Correct ? | 13 Yes | 6 No |
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
Define threshold voltage?
32 Answers College School Exams Tests, Intel, JHG, Wipro,
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Differences between blocking and Non-blocking statements in Verilog?
Are you familiar with VHDL and/or Verilog?
what is SCR (Silicon Controlled Rectifier)?
What is polymorphism? (C++)
What happens to delay if we include a resistance at the output of a CMOS circuit?
Are you familiar with the term snooping?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
what is the doping?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?