Answer / amar

this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs

Answer / prashant patil

if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.

Answer / prasanna

When signal transfer from one clock domain sequential to
another clock domain sequential logic

What is component binding?

2 Answers   Intel,

---

What is the difference between synchronous and asynchronous reset?

0 Answers  

---

How does Vbe and Ic change with temperature?

0 Answers   Qualcomm,

---

What are set up time & hold time constraints? What do they signify?

3 Answers  

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

What happens to delay if you increase load capacitance?

3 Answers   Infosys,

---

What is the difference between fifo and the memory?

6 Answers   DewSoft, Intel, Pentagon Rugged Systems,

---

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,

---

What is the difference between nmos and pmos technologies?

0 Answers  

---

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,

---

Different ways of implementing a comparator?

1 Answers   Intel,

---