Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 21053 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
| Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
| Is This Answer Correct ? | 13 Yes | 6 No |
What transistor level design tools are you proficient with? What types of designs were they used on?
Insights of a 2 input NAND gate. Explain the working?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain how logical gates are controlled by Boolean logic?
Why is OOPS called OOPS? (C++)
Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?
Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?
What is the difference between synchronous and asynchronous reset?
What is the difference between cmos and bipolar technologies?
What are the Factors affecting Power Consumption on a chip?
Explain the various MOSFET Capacitances & their significance?
86 Family 
