In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
| Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
| Is This Answer Correct ? | 13 Yes | 6 No |
What is the difference between cmos and bipolar technologies?
What types of high speed CMOS circuits have you designed?
What are the different design techniques required to create a layout for digital circuits?
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
Give the expression for calculating Delay in CMOS circuit?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Mention what are the different gates where Boolean logic are applicable?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
what is charge sharing?
What is LVS, DRC?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?