Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / amar
Specifically post silicon validation means that once the
chip silicon has come out , it is tested thoroughly whether
is is behaving correctly what it is intended for ...
Once it gets through this validation , high volume
production of the chip can be made
| Is This Answer Correct ? | 19 Yes | 3 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Differences between IRSIM and SPICE?
Explain CMOS Inverter transfer characteristics?
Explain the Charge Sharing problem while sampling data from a Bus?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Are you familiar with the term snooping?
what is multiplexer?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
what is a sequential circuit?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain how Verilog is different to normal programming language?
