what is the difference between the testing and verification?



what is the difference between the testing and verification?..

Answer / wilszz

testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification 

Is This Answer Correct ?    3 Yes 0 No

Post New Answer

More VLSI Interview Questions

Explain the sizing of the inverter?

1 Answers   Intel,


what is multiplexer?

0 Answers  


How does a pn junction works?

2 Answers   Wipro,


Insights of a Tri-state inverter?

1 Answers   Intel,


Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  






What is a D-latch? Write the VHDL Code for it?

3 Answers   Intel,


If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,


What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).

4 Answers   Analog Devices,


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   e-tec, Intel,


Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  


Explain the three regions of operation of a mosfet.

0 Answers  


Categories