Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

Answers were Sorted based on User's Feedback



verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and..

Answer / arpan

1. NMOS passes good logic 0 and bad logic 1.

We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.

2. PMOS passes good logic 1 and bad logic 0

For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris

Is This Answer Correct ?    68 Yes 7 No

verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and..

Answer / chakrapani

if vgs made more means more electronics are attraced to the
channel region so pinch off occures at large valves of vds

Is This Answer Correct ?    3 Yes 7 No

Post New Answer

More VLSI Interview Questions

What is validation?

2 Answers   Intel,


What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,


What happens to delay if you increase load capacitance?

3 Answers   Infosys,


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


what is conductance and valence band?

1 Answers  


Are you familiar with the term snooping?

0 Answers   Intel,


Explain the working of 4-bit Up/down Counter?

0 Answers   Intel,


How can you model a SRAM at RTL Level?

0 Answers   Infosys,


Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,


Explain the working of Insights of an inverter ?

0 Answers   Intel,


Insights of a Tri-state inverter?

1 Answers   Intel,


What is the depletion region?

1 Answers  


Categories