What are the different design constraints occur in the synthesis phase?

Question Posted / ankur sudhanshu

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

Write a VLSI program that implements a toll booth controller?

what is body effect?

what is Slack?

Mention what are the different gates where Boolean logic are applicable?

What is Noise Margin? Explain the procedure to determine Noise Margin?

What are the different classification of the timing control?

Draw the Layout of an Inverter?

What types of CMOS memories have you designed? What were their size? Speed?

Explain how logical gates are controlled by Boolean logic?

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

For more VLSI Interview Questions Click Here