Answer / panchamukhi ellur

interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt

Answer / anand

There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.

Answer / guest

The time required in clock cycles to send cause of
interrupt to processor.

What is polymorphism? (C++)

2 Answers   Intel,

---

What is the function of enhancement mode transistor?

0 Answers  

---

Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,

---

what is Early effects and their physical origin.

1 Answers  

---

Explain the working of 4-bit Up/down Counter?

0 Answers   Intel,

---

what is the difference between the testing and verification?

1 Answers   Intel,

---

what are three regions of operation of MOSFET and how are they used?

0 Answers  

---

Cross section of an NMOS transistor?

3 Answers   Intel,

---

Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,

---

What is the difference between = and == in C?

5 Answers   Intel,

---

Implement F= not (AB+CD) using CMOS gates?

1 Answers   Intel,

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,

---