Answer / panchamukhi ellur

interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt

Answer / anand

There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.

Answer / guest

The time required in clock cycles to send cause of
interrupt to processor.

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

0 Answers   Infosys,

---

What happens if we delay the enabling of Clock signal?

4 Answers  

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,

---

Explain the sizing of the inverter?

1 Answers   Intel,

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,

---

What products have you designed which have entered high volume production?

1 Answers   Intel,

---

What are the different measures that are required to achieve the design for better yield?

0 Answers  

---

In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

3 Answers   IBM, Intel, nvidia,

---

Give the expression for calculating Delay in CMOS circuit?

1 Answers   Infosys,

---

What are set up time & hold time constraints? What do they signify?

3 Answers  

---

What is hot electron effect?

3 Answers   Intel,

---