Answer / panchamukhi ellur

interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt

Answer / anand

There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.

Answer / guest

The time required in clock cycles to send cause of
interrupt to processor.

Mention what are the two types of procedural blocks in Verilog?

0 Answers  

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers   Infosys,

---

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,

---

Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,

---

If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  

---

what is charge sharing?

0 Answers   Intel,

---

Explain Clock Skew?

6 Answers   Intel, nvidia,

---

What?s the difference between Testing & Verification?

6 Answers   Infosys,

---

what is Channel length modulation?

2 Answers   Intel,

---

How do you detect if two 8-bit signals are same?

6 Answers  

---

what is the difference between the TTL chips and CMOS chips?

0 Answers  

---

What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,

---