Answer / panchamukhi ellur

interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt

Answer / anand

There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.

Answer / guest

The time required in clock cycles to send cause of
interrupt to processor.

Explain the working of differential sense amplifier?

1 Answers  

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,

---

What happens to delay if you increase load capacitance?

1 Answers   Google,

---

Explain what is multiplexer?

0 Answers  

---

Explain Cross section of an NMOS transistor?

0 Answers   Intel,

---

What types of high speed CMOS circuits have you designed?

0 Answers   Intel,

---

Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,

---

Cross section of a PMOS transistor?

0 Answers   Intel,

---

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,

---

Insights of an inverter. Explain the working?

1 Answers   Intel,

---

what is the difference between the TTL chips and CMOS chips?

0 Answers  

---

Explain why & how a MOSFET works?

2 Answers   Infosys,

---