verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
Answer Posted / arpan
1. NMOS passes good logic 0 and bad logic 1.
We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.
2. PMOS passes good logic 1 and bad logic 0
For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris
| Is This Answer Correct ? | 68 Yes | 7 No |
Post New Answer View All Answers
What was your role in the silicon evaluation/product ramp? What tools did you use?
what is a sequential circuit?
Explain what is scr (silicon controlled rectifier)?
Draw the SRAM Write Circuitry
Tell me how MOSFET works.
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Differences between Array and Booth Multipliers?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is threshold voltage?
what is multiplexer?
Insights of a 4bit adder/Sub Circuit?