Interested to Buy Any Domain ? << Click Here >> for more details...
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
- 2 Answers
- 31949 Views
- Cosmic Circuits, HP, I also Faced
- E-Mail Answers
Answer Posted / arpan
1. NMOS passes good logic 0 and bad logic 1.
We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.
2. PMOS passes good logic 1 and bad logic 0
For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris
| Is This Answer Correct ? | 68 Yes | 7 No |
Post New Answer View All Answers
Explain what is the depletion region?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
How can you construct both PMOS and NMOS on a single substrate?
What are the steps involved in designing an optimal pad ring?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
what is a sequential circuit?
Explain the Various steps in Synthesis?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
what is verilog?
What does it mean “the channel is pinched off”?
Explain CMOS Inverter transfer characteristics?
What are the main issues associated with multiprocessor caches and how might you solve them?
Describe the various effects of scaling?
Explain Cross section of a PMOS transistor?
