Answer / Shalu Singh

A 4-bit up counter can be designed using D flip-flops and JK flip-flops. In a D flip-flop, Q = D, while in a JK flip-flop, Q = T, where T = (J + K)'(J+Q) + J'K'. To create an up counter, initialize all flip-flops to 0 and use synchronous reset. For each clock cycle, the output of the least significant bit (LSB) is incremented by 1, with a carry being generated if necessary. If there is no carry-out from the LSB, then the remaining flip-flops are shifted left, while the LSB is set to 0. A similar approach can be used for a down counter.

Implement an Inverter using a single transistor?

4 Answers   Intel,

---

Different ways of implementing a comparator?

1 Answers   Intel,

---

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,

---

What is hot electron effect?

3 Answers   Intel,

---

Explain how Verilog is different to normal programming language?

1 Answers  

---

What types of high speed CMOS circuits have you designed?

2 Answers   Infosys, Intel,

---

How about voltage source?

1 Answers  

---

what is SCR (Silicon Controlled Rectifier)?

1 Answers  

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,

---

Design an 8 is to 3 encoder using 4 is to encoder?

1 Answers   Intel,

---

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1 Answers   Infosys,

---

Explain CMOS Inverter transfer characteristics?

1 Answers   ADS,

---