Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
Answers were Sorted based on User's Feedback
Answer / pavan kumar gunda
NAND IS PREFERD BECOZ OF ITS HIGH DRIVING CAPACITY....
| Is This Answer Correct ? | 6 Yes | 6 No |
Answer / velpula prakash
1. Actually in cmos nand pmos devices are in llel and nmos are in series where as in nor reverse,and mobility of electrons is almost three times faster than the holes.so in nor holes has to cross the two channel lengths so they can drive the output little bit late where as in nand electrons has to pass through only one channnel length,so they drive the output to high early.
2. High to Low and low to high times for nand is almost same where as for nor low to high time is greater than the high to low.
3. actually in nor gates because holes drives the output to high in some what high time so to reduce that time manufacturers use to make the pmos in larger size than nmos(only in cmos nor gate),so if we make that pmos larger size it can produce larger number of holes and it can drive the output to high in lesser time .
4. Due to third point nor gates uses some what greater silicon area as compared to nand gates , so the nor gates are somewhat higher cost than that of nor gates.
5. So industry people usually buys so many gates , if they buy nand gates the investment reduces.
Thanks and regards
velpula prakash
if there are any wrongs in my post pls respond to them
| Is This Answer Correct ? | 0 Yes | 0 No |
What is the main function of metastability in vsdl?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain depletion region.
Explain how Verilog is different to normal programming language?
How to improve these parameters? (Cascode topology, use long channel transistors)
What types of CMOS memories have you designed? What were their size? Speed?
What's the price in 1K quantity?
Mention what are the two types of procedural blocks in Verilog?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?
How does a pn junction works?
Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?