Interested to Buy Any Domain ? << Click Here >> for more details...
Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 37403 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / t.murugan
NAND gate is normally prefered because the mobility of
holes in NAND gate is three times greater than mobility of
electron.
| Is This Answer Correct ? | 19 Yes | 59 No |
Post New Answer View All Answers
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
what is SCR (Silicon Controlled Rectifier)?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Are you familiar with the term MESI?
How does Vbe and Ic change with temperature?
Explain the three regions of operation of a mosfet.
Explain how Verilog is different to normal programming language?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain what is scr (silicon controlled rectifier)?
Mention what are the different gates where Boolean logic are applicable?
What transistor level design tools are you proficient with? What types of designs were they used on?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What does the above code synthesize to?
