Implement F = AB+C using CMOS gates?
- 2 Answers
- 10055 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / nehru
cmos design combination of both pmos and nmos.pmos is pull
up network.nmos pull down network.A TRANISTOR IS CONNECTED
SERIES WITH B TRANSISTOR.THE SERIES COMBINATION OF BOTH
A AND B TRANSISTOR CONNECTED PARALLEL WITH C TRANSISTOR(IN
PULL DOWN CKT).THEN APPLY DUALITY PROPERTY TO PMOS.THEN
FINAL OUTPUT IS COMPLEMENTED BY CMOS INVERTER.THIS FUNCTION
IMPLEMENTED IN DIFFERENT LOGICS
1.CMOS LOGIC
2.C2 MOS LOGIC
3.NP LOGIC
4.DYNAMIC LOGIC
5.PASS TRANSISTOR LOGIC
6.DOMINO LOGIC
7.DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC
8.PSUEDO NMOS LOGIC
| Is This Answer Correct ? | 11 Yes | 11 No |
Answer / radhika
CMOS gate consists of both NMOS and PMOS.
Two NMOS ,a and b are connected in series with each other and their series combination is in parallel with c named nmos.For PMOS ,a and b are connected in parallel with each other and this parallel combination is in series with c named pmos.Output is taken from PMOS and NMOS junction.
| Is This Answer Correct ? | 1 Yes | 3 No |
Explain the working of differential sense amplifier?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Explain CMOS Inverter transfer characteristics?
What happens if we increase the number of contacts or via from one metal layer to the next?
Explain how MOSFET works?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
what is verilog?
What products have you designed which have entered high volume production?
Explain depletion region.
Differences between Array and Booth Multipliers?
What are the ways to Optimize the Performance of a Difference Amplifier?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
0 Answers Intel, Sun Microsystems,
86 Family 
