Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33516 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / pavan kumar gunda
NAND IS PREFERD BECOZ OF ITS HIGH DRIVING CAPACITY....
| Is This Answer Correct ? | 6 Yes | 6 No |
Post New Answer View All Answers
What is the main function of metastability in vsdl?
Implement a 2 I/P and gate using Tran gates?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain what is the use of defpararm?
What types of CMOS memories have you designed? What were their size? Speed?
What is the difference between nmos and pmos technologies?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the steps involved in designing an optimal pad ring?
How to improve these parameters? (Cascode topology, use long channel transistors)
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Describe the various effects of scaling?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is the difference between synchronous and asynchronous reset?
what is the difference between the TTL chips and CMOS chips?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
