Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Why is OOPS called OOPS? (C++)



Why is OOPS called OOPS? (C++)..

Answer / mathi

Though c++ supports all features of c and also unavailable
features of c, many of the added features were designed to
support object oriented programming. hence it is called as
object oriented programming language .(i.e., oops).

Is This Answer Correct ?    2 Yes 5 No

Post New Answer

More VLSI Interview Questions

what is the doping?

5 Answers  


What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,


Explain Cross section of an NMOS transistor?

0 Answers   Intel,


Explain CMOS Inverter transfer characteristics?

0 Answers   ADS,


verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

2 Answers   Cosmic Circuits, HP,


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,


What is hot electron effect?

3 Answers   Intel,


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


Tell me how MOSFET works.

0 Answers  


What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  


What are the different design constraints occur in the synthesis phase?

0 Answers  


Categories