What is clock feed through?
Answers were Sorted based on User's Feedback
Answer / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Answer / sudeep
Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !
| Is This Answer Correct ? | 9 Yes | 15 No |
Working of a 2-stage OPAMP?
Differences between blocking and Non-blocking statements in Verilog?
What products have you designed which have entered high volume production?
Explain CMOS Inverter transfer characteristics?
What happens if we delay the enabling of Clock signal?
Explain why is the number of gate inputs to cmos gates usually limited to four?
what is the doping?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What are the Factors affecting Power Consumption on a chip?
Give the expression for calculating Delay in CMOS circuit?
What happens to delay if you increase load capacitance?
what is conductance and valence band?