What is clock feed through?
Answers were Sorted based on User's Feedback
Answer / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Answer / sudeep
Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !
| Is This Answer Correct ? | 9 Yes | 15 No |
Explain the operation of a 6T-SRAM cell?
Give various factors on which threshold voltage depends.
Implement F= not (AB+CD) using CMOS gates?
What is look up table in vlsi?
Draw the SRAM Write Circuitry
Give the cross-sectional diagram of the cmos.
what is the difference between the TTL chips and CMOS chips?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What are the Advantages and disadvantages of Mealy and Moore?
Differences between blocking and Non-blocking statements in Verilog?
What types of high speed CMOS circuits have you designed?