What is clock feed through?
- 2 Answers
- 17695 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Answer / sudeep
Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !
| Is This Answer Correct ? | 9 Yes | 15 No |
what is short Channel effect.
Are you familiar with VHDL and/or Verilog?
Why is Extraction performed?
Working of a 2-stage OPAMP?
What are the steps required to solve setup and hold violations in vlsi?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What is SPICE?
What are the different measures that are required to achieve the design for better yield?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
What happens to delay if you increase load capacitance?
What is clock feed through?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
86 Family 
