Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Post New Answer View All Answers
Explain depletion region.
What are the different design constraints occur in the synthesis phase?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
what are three regions of operation of MOSFET and how are they used?
Differences between Array and Booth Multipliers?
Cross section of a PMOS transistor?
Mention what are the different gates where Boolean logic are applicable?
Explain what is Verilog?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain sizing of the inverter?
What are the different classification of the timing control?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is threshold voltage?
What is the critical path in a SRAM?
Explain how Verilog is different to normal programming language?
