Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Post New Answer View All Answers
What is the difference between nmos and pmos technologies?
Explain various adders and difference between them?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Working of a 2-stage OPAMP?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What is the function of chain reordering?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Explain about 6-T XOR gate?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What are the Factors affecting Power Consumption on a chip?
what is a sequential circuit?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Design an 8 is to 3 encoder using 4 is to encoder?
Describe the various effects of scaling?
Explain how MOSFET works?
