Answer / Shakti Singh

To solve setup and hold violations in VLSI, you can follow these general steps: 1) Identify the root cause by analyzing the timing diagrams of the affected circuits. 2) Optimize clock tree structure and distribution to reduce skew. 3) Increase the drive strength of the clock buffers. 4) Use delay-locked loops (DLLs) for better control over clock distribution. 5) Incorporate guard cells or compensation cells to compensate for variation in device parameters.

Explain sizing of the inverter?

1 Answers   Infosys,

---

Have you studied buses? What types?

5 Answers   Intel,

---

What are the different types of skews used in vlsi?

1 Answers  

---

What is the function of tie-high and tie-low cells?

1 Answers  

---

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1 Answers   Infosys,

---

Explain Basic Stuff related to Perl?

1 Answers   Intel,

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1 Answers   Infosys,

---

What are the different design constraints occur in the synthesis phase?

1 Answers  

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1 Answers   Infosys,

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1 Answers   Infosys,

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---

How does Vbe and Ic change with temperature?

1 Answers   Qualcomm,

---