Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Explain ASIC Design Flow?

Answer Posted / amar

ASIC design flow:
Stands for Application specific integrated circuit.

This kind of design flow has been completely automated
with few manual steps

Below is the flow

1 ] system level specification
2 ]RTL coding and simulation

2 ] netlist synthesis , dft scan insertion ---> DFT ATPG,
STA,GLS can be run in this stage

3 ] physical design process
netlist extraction with actual parasitics
sign off STA , GLS , Power analysis will be done here

GDS2 ----> Manufacturer

In ASIC , We use standard cells which are predesigned and
pre verified cells created as library from where physical
design tools will choose the correct cell to place and route.

Comapre and contrast this with Custom IC design where we do
not have so much automation , and also we do not use
standard cells instead custom cells are created for use in
custom IC design

Is This Answer Correct ?    18 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What transistor level design tools are you proficient with? What types of designs were they used on?

5066


Explain the working of Insights of an inverter ?

1254


Explain what is slack?

1061


What are the different design constraints occur in the synthesis phase?

1101


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1190


Draw a CMOS Inverter. Explain its transfer characteristics

1181


What is the difference between synchronous and asynchronous reset?

1090


What are the steps required to solve setup and hold violations in vlsi?

1087


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2500


Draw the SRAM Write Circuitry

1186


Differences between IRSIM and SPICE?

5434


Draw the Layout of an Inverter?

2503


How binary number can give a signal or convert into a digital signal?

1229


What is Body Effect?

2515


why is the number of gate inputs to CMOS gates usually limited to four?

1337