Interested to Buy Any Domain ? << Click Here >> for more details...
Explain ASIC Design Flow?
- 2 Answers
- 15275 Views
- Intel, JK Associates, Mind Tree, I also Faced
- E-Mail Answers
Answer Posted / david schkolnik
To Answer #1 I must add the check done between steps:
After:
architecture is defined: Review with peers:
RTL coding: Logic simulation with tools like NCsim
Synthesis: first shot STA of (with estimated delays).
Formal verification against RTL (w/Formality)
DFT insertion and ATPG: Logic simulation, coverage, - Formal verification against
pre-DFT netlist.
Place and Route: sign-off STA (with actual delays)
LVS, DRC
Because the Verification process of the original code continues in parallel during the rest of the project, some bugs come up very late when it's too late to re-do the whole thing. Sometimes timing problems need late fixes. These small changes are called ECO, which are made straight on Layout. Then LVS needs to be run again and the result be analyzed by the top engineers in the team. Still, many bugs are born in this stage.
| Is This Answer Correct ? | 2 Yes | 2 No |
Post New Answer View All Answers
Basic Stuff related to Perl?
What is threshold voltage?
what is multiplexer?
What are the different measures that are required to achieve the design for better yield?
Explain the working of 4-bit Up/down Counter?
Differences between IRSIM and SPICE?
What types of high speed CMOS circuits have you designed?
Explain depletion region.
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
How logical gates are controlled by boolean logic?
What is the difference between the mealy and moore state machine?
What are the different classification of the timing control?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain how binary number can give a signal or convert into a digital signal?
Explain the three regions of operation of a mosfet.
