Answer Posted / david schkolnik

To Answer #1 I must add the check done between steps:
After:
architecture is defined: Review with peers:
RTL coding: Logic simulation with tools like NCsim
Synthesis: first shot STA of (with estimated delays).
Formal verification against RTL (w/Formality)
DFT insertion and ATPG: Logic simulation, coverage, - Formal verification against
pre-DFT netlist.
Place and Route: sign-off STA (with actual delays)
LVS, DRC

Because the Verification process of the original code continues in parallel during the rest of the project, some bugs come up very late when it's too late to re-do the whole thing. Sometimes timing problems need late fixes. These small changes are called ECO, which are made straight on Layout. Then LVS needs to be run again and the result be analyzed by the top engineers in the team. Still, many bugs are born in this stage.

Explain the three regions of operation of a mosfet.

1096

---

what is verilog?

1130

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1656

---

what is a sequential circuit?

1160

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1014

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1596

---

What are the ways to Optimize the Performance of a Difference Amplifier?

2440

---

What is the difference between synchronous and asynchronous reset?

1090

---

Explain about 6-T XOR gate?

1264

---

Implement a 2 I/P and gate using Tran gates?

4007

---

Explain the Working of a 2-stage OPAMP?

1194

---

Are you familiar with the term MESI?

2732

---

Why does the present vlsi circuits use mosfets instead of bjts?

1291

---

What are the various regions of operation of mosfet? How are those regions used?

1134

---

What are the different design constraints occur in the synthesis phase?

1101

---