Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

what is Channel length modulation?

2 Answers   Intel,


What are the Advantages and disadvantages of Mealy and Moore?

0 Answers   Intel,


Why do we use a Clock tree?

3 Answers   Intel,


What happens if we delay the enabling of Clock signal?

4 Answers  


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


what is the difference between the testing and verification?

1 Answers   Intel,


What are the different ways in which antenna violation can be prevented?

0 Answers  


How many bit combinations are there in a byte?

6 Answers   Intel,


what is Slack?

0 Answers  


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,


Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,


How can you model a SRAM at RTL Level?

1 Answers  


Categories