Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
No Answer is Posted For this Question
Be the First to Post Answer
what is Channel length modulation?
What are the Advantages and disadvantages of Mealy and Moore?
Why do we use a Clock tree?
What happens if we delay the enabling of Clock signal?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
what is the difference between the testing and verification?
What are the different ways in which antenna violation can be prevented?
How many bit combinations are there in a byte?
what is Slack?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Draw a CMOS Inverter. Explain its transfer characteristics
How can you model a SRAM at RTL Level?