Interested to Buy Any Domain ? << Click Here >> for more details...
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
- 0 Answers
- 1397 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Explain the difference between write through and write back cache.
What products have you designed which have entered high volume production?
What is clock feed through?
What is threshold voltage?
What is the purpose of having depletion mode device?
Explain the working of 4-bit Up/down Counter?
For CMOS logic, give the various techniques you know to minimize power consumption
Why do we need both PMOS and NMOS transistors to implement a pass gate?
Explain what is scr (silicon controlled rectifier)?
what is the difference between the testing and verification?
Mention what are three regions of operation of mosfet and how are they used?
What are the different ways in which antenna violation can be prevented?
86 Family 
