Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
- 0 Answers
- 867 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What are the steps involved in designing an optimal pad ring?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
How binary number can give a signal or convert into a digital signal?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
Give the various techniques you know to minimize power consumption?
Are you familiar with the term snooping?
Give the expression for calculating Delay in CMOS circuit?
what is the difference between the testing and verification?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Have you studied buses? What types?
86 Family 
