Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---

Explain Clock Skew?

6 Answers   Intel, nvidia,

---

Working of a 2-stage OPAMP?

0 Answers   Intel, Tata Elxsi,

---

Explain how MOSFET works?

0 Answers  

---

Have you studied buses? What types?

5 Answers   Intel,

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,

---

Explain what is slack?

0 Answers  

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---

If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  

---

If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,

---