For CMOS logic, give the various techniques you know to minimize power consumption
No Answer is Posted For this Question
Be the First to Post Answer
What is the difference between = and == in C?
What are the main issues associated with multiprocessor caches and how might you solve them?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Differences between D-Latch and D flip-flop?
17 Answers AIT, Intel, Sibridge Technologies,
While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What products have you designed which have entered high volume production?
Explain CMOS Inverter transfer characteristics?
Explain the various MOSFET Capacitances & their significance ?
For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?
What are the limitations in increasing the power supply to reduce delay?
Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?