Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / radhika
CMOS gate consists of both NMOS and PMOS.
Two NMOS ,a and b are connected in series with each other and their series combination is in parallel with c named nmos.For PMOS ,a and b are connected in parallel with each other and this parallel combination is in series with c named pmos.Output is taken from PMOS and NMOS junction.
| Is This Answer Correct ? | 1 Yes | 3 No |
Post New Answer View All Answers
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
How does Vbe and Ic change with temperature?
What are the steps required to solve setup and hold violations in vlsi?
Basic Stuff related to Perl?
How logical gates are controlled by boolean logic?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Mention what are the different gates where Boolean logic are applicable?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Tell me how MOSFET works.
Explain Cross section of an NMOS transistor?
What are the steps involved in designing an optimal pad ring?
What is the difference between cmos and bipolar technologies?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain how Verilog is different to normal programming language?
