Answer Posted / nehru
cmos design combination of both pmos and nmos.pmos is pull
up network.nmos pull down network.A TRANISTOR IS CONNECTED
SERIES WITH B TRANSISTOR.THE SERIES COMBINATION OF BOTH
A AND B TRANSISTOR CONNECTED PARALLEL WITH C TRANSISTOR(IN
PULL DOWN CKT).THEN APPLY DUALITY PROPERTY TO PMOS.THEN
FINAL OUTPUT IS COMPLEMENTED BY CMOS INVERTER.THIS FUNCTION
IMPLEMENTED IN DIFFERENT LOGICS
1.CMOS LOGIC
2.C2 MOS LOGIC
3.NP LOGIC
4.DYNAMIC LOGIC
5.PASS TRANSISTOR LOGIC
6.DOMINO LOGIC
7.DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC
8.PSUEDO NMOS LOGIC
| Is This Answer Correct ? | 11 Yes | 11 No |
Post New Answer View All Answers
Mention what are three regions of operation of mosfet and how are they used?
Explain the Charge Sharing problem while sampling data from a Bus?
Explain what is Verilog?
Explain depletion region.
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the Advantages and disadvantages of Mealy and Moore?
Draw the stick diagram of a NOR gate. Optimize it
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain what is scr (silicon controlled rectifier)?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
what are three regions of operation of MOSFET and how are they used?
Mention what are the different gates where Boolean logic are applicable?
What are the steps involved in designing an optimal pad ring?
what is the difference between the TTL chips and CMOS chips?
What are the different classification of the timing control?
