Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answer Posted / anonymous
Insert a reg slice
| Is This Answer Correct ? | 8 Yes | 1 No |
Post New Answer View All Answers
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What happens if we delay the enabling of Clock signal?
Give various factors on which threshold voltage depends.
Explain Cross section of an NMOS transistor?
Design an 8 is to 3 encoder using 4 is to encoder?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain the Charge Sharing problem while sampling data from a Bus?
Mention what are the different gates where Boolean logic are applicable?
Working of a 2-stage OPAMP?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What was your role in the silicon evaluation/product ramp? What tools did you use?
How binary number can give a signal or convert into a digital signal?
What is the difference between the mealy and moore state machine?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain the operation considering a two processor computer system with a cache for each processor.