Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13735 Views
- I also Faced
- E-Mail Answers
Answer Posted / anonymous
Insert a reg slice
| Is This Answer Correct ? | 8 Yes | 1 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
How logical gates are controlled by boolean logic?
Explain the Charge Sharing problem while sampling data from a Bus?
what is verilog?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
How binary number can give a signal or convert into a digital signal?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Give various factors on which threshold voltage depends.
Draw the SRAM Write Circuitry
Explain the operation of a 6T-SRAM cell?
6-T XOR gate?
How to improve these parameters? (Cascode topology, use long channel transistors)
Insights of a 4bit adder/Sub Circuit?
Give the cross-sectional diagram of the cmos.
What are the Factors affecting Power Consumption on a chip?
