Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13729 Views
- I also Faced
- E-Mail Answers
Answer Posted / raguvaran
pipeline the design dude
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
Implement a 2 I/P and gate using Tran gates?
what is the difference between the TTL chips and CMOS chips?
Tell me how MOSFET works.
Explain Basic Stuff related to Perl?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the different measures that are required to achieve the design for better yield?
what is verilog?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
what is multiplexer?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Basic Stuff related to Perl?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
