Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answer Posted / raguvaran
pipeline the design dude
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
Write a VLSI program that implements a toll booth controller?
If not into production, how far did you follow the design and why did not you see it into production?
What transistor level design tools are you proficient with? What types of designs were they used on?
Mention what are three regions of operation of mosfet and how are they used?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is the difference between cmos and bipolar technologies?
Explain the working of Insights of a pass gate ?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
6-T XOR gate?
How does Vbe and Ic change with temperature?
Mention what are the different gates where Boolean logic are applicable?
What products have you designed which have entered high volume production?
What does it mean “the channel is pinched off”?
What is the critical path in a SRAM?