Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13512 Views
- I also Faced
- E-Mail Answers
Answer Posted / raguvaran
pipeline the design dude
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What is Noise Margin? Explain the procedure to determine Noise Margin?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain the working of Insights of a pass gate ?
What are the different design techniques required to create a layout for digital circuits?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain Cross section of a PMOS transistor?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain about 6-T XOR gate?
Explain what is multiplexer?
What are the Factors affecting Power Consumption on a chip?
What are the different ways in which antenna violation can be prevented?
Basic Stuff related to Perl?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What products have you designed which have entered high volume production?
what is multiplexer?
