Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answer Posted / raguvaran
pipeline the design dude
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What are the steps involved in designing an optimal pad ring?
What is the difference between nmos and pmos technologies?
What does it mean “the channel is pinched off”?
What are the different ways in which antenna violation can be prevented?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain how binary number can give a signal or convert into a digital signal?
Differences between Array and Booth Multipliers?
What are the Advantages and disadvantages of Mealy and Moore?
What is the function of enhancement mode transistor?
What types of CMOS memories have you designed? What were their size? Speed?
What are the steps involved in preventing the metastability?
what is multiplexer?
What are the steps required to solve setup and hold violations in vlsi?
What happens if we delay the enabling of Clock signal?