Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 14011 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
What is the difference between the mealy and moore state machine?
For CMOS logic, give the various techniques you know to minimize power consumption
How does a Bandgap Voltage reference work?
Explain the Working of a 2-stage OPAMP?
what is the use of defpararm?
What is the critical path in a SRAM?
What are the Advantages and disadvantages of Mealy and Moore?
what are three regions of operation of MOSFET and how are they used?
Explain the three regions of operation of a mosfet.
What are the ways to Optimize the Performance of a Difference Amplifier?
How logical gates are controlled by boolean logic?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Differences between Array and Booth Multipliers?
What is the ideal input and output resistance of a current source?
Draw the stick diagram of a NOR gate. Optimize it
