Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13736 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Explain how MOSFET works?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What are the different design constraints occur in the synthesis phase?
How does a Bandgap Voltage reference work?
What are the different ways in which antenna violation can be prevented?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What does the above code synthesize to?
Are you familiar with the term snooping?
Design an 8 is to 3 encoder using 4 is to encoder?
What is look up table in vlsi?
Explain what is the use of defpararm?
Explain Basic Stuff related to Perl?
What is the main function of metastability in vsdl?
Explain the operation considering a two processor computer system with a cache for each processor.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
