Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 14177 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
What types of CMOS memories have you designed? What were their size? Speed?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Write a VLSI program that implements a toll booth controller?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
