Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13747 Views
- I also Faced
- E-Mail Answers
Answer Posted / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
What are the different ways in which antenna violation can be prevented?
Explain what is Verilog?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What is the function of enhancement mode transistor?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain how binary number can give a signal or convert into a digital signal?
What is Body Effect?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What are the different design constraints occur in the synthesis phase?
Explain what is the use of defpararm?
What is the purpose of having depletion mode device?
Explain about 6-T XOR gate?
