Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13737 Views
- I also Faced
- E-Mail Answers
Answer Posted / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain various adders and difference between them?
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain how binary number can give a signal or convert into a digital signal?
If not into production, how far did you follow the design and why did not you see it into production?
Design an 8 is to 3 encoder using 4 is to encoder?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What is look up table in vlsi?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain the three regions of operation of a mosfet.
Draw a CMOS Inverter. Explain its transfer characteristics
What are the different measures that are required to achieve the design for better yield?
Insights of a 4bit adder/Sub Circuit?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
