Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11418 Views
- I also Faced
- E-Mail Answers
Answer Posted / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What does it mean “the channel is pinched off”?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Are you familiar with the term snooping?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the ways to Optimize the Performance of a Difference Amplifier?
Draw the stick diagram of a NOR gate. Optimize it
What is the main function of metastability in vsdl?
Explain what is the depletion region?
What are the different measures that are required to achieve the design for better yield?
Explain what is Verilog?
Insights of a 4bit adder/Sub Circuit?
What are the various regions of operation of mosfet? How are those regions used?
what is verilog?
Draw the SRAM Write Circuitry
Explain why is the number of gate inputs to cmos gates usually limited to four?
