Answer / Jagveer Singh

Metastability can be prevented by implementing various techniques, including setting proper setup and hold times, using asynchronous reset circuits, adding glitch detectors, and employing dynamic logic. Setup time ensures that the input data is stable before the clock edge, while hold time guarantees that the input data remains stable after the clock edge. Glitch detectors can sense and handle input data transitions that may cause metastability, and dynamic logic can reduce the likelihood of metastable conditions by adjusting the propagation delays in the circuit.

Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1 Answers   Intel,

---

What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,

---

What types of high speed CMOS circuits have you designed?

1 Answers   Intel,

---

Explain how binary number can give a signal or convert into a digital signal?

1 Answers  

---

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,

---

What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,

---

What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,

---

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

1 Answers   Intel,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,

---

How can you model a SRAM at RTL Level?

1 Answers   Infosys,

---