Interested to Buy Any Domain ? << Click Here >> for more details...
Give the various techniques you know to minimize power
consumption?
- 5 Answers
- 13108 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / garima
1.Dynamic Frequency scaling: use of programmable dividers.
2. Good RTL coding techinques,
1.using clock gating cells during RTL phasing with
intelligent gating enabling logic.
2. using gray coding.
Do not depen entirely on sythesis inserted clock gating
3. Dynamic Voltage scaling.
4. Low power modes: application based most of the cores ex
ARM supports various modes.
5. Power Gating : SRPG.
| Is This Answer Correct ? | 6 Yes | 0 No |
Answer / narayanachowdary
clock gating
multiple thresholdvoltages,
logic restructuring,....
| Is This Answer Correct ? | 2 Yes | 0 No |
Answer / narendra
Hi Panchamiukhi, can you please elaborate on 2nd and 3rd
options? They sound interesting but didnt understand. Thanks
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / jaya suriya.i
1.reduce the vdd.its
2.using short channel devices(its very complicated).
3.reduce the load capacitance of cmos..
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / panchamukhi.ellur
Various techniques are available to minimize the power
consumption such as
1)Multiple vdd technique ,depnding on application and power
required for that particular module use specific power
supply(vdd).
2)Using multiple thickness of THINOXIDE
3)To avoid short ckt current stack tecniques
| Is This Answer Correct ? | 0 Yes | 4 No |
What are the different limitations in increasing the power supply to reduce delay?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
How can you model a SRAM at RTL Level?
what is Latch up?How to avoid Latch up?
Explain the three regions of operation of a mosfet.
How does Resistance of the metal lines vary with increasing thickness and increasing length?
Explain Clock Skew?
What is the ideal input and output resistance of a current source?
What is a linked list? Explain the 2 fields in a linked list?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What happens if we delay the enabling of Clock signal?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
86 Family 
