Give the various techniques you know to minimize power
consumption?

Answers were Sorted based on User's Feedback



Give the various techniques you know to minimize power consumption?..

Answer / garima

1.Dynamic Frequency scaling: use of programmable dividers.
2. Good RTL coding techinques,
1.using clock gating cells during RTL phasing with
intelligent gating enabling logic.
2. using gray coding.
Do not depen entirely on sythesis inserted clock gating
3. Dynamic Voltage scaling.
4. Low power modes: application based most of the cores ex
ARM supports various modes.
5. Power Gating : SRPG.

Is This Answer Correct ?    6 Yes 0 No

Give the various techniques you know to minimize power consumption?..

Answer / narayanachowdary

clock gating
multiple thresholdvoltages,
logic restructuring,....

Is This Answer Correct ?    2 Yes 0 No

Give the various techniques you know to minimize power consumption?..

Answer / narendra

Hi Panchamiukhi, can you please elaborate on 2nd and 3rd
options? They sound interesting but didnt understand. Thanks

Is This Answer Correct ?    0 Yes 0 No

Give the various techniques you know to minimize power consumption?..

Answer / jaya suriya.i

1.reduce the vdd.its
2.using short channel devices(its very complicated).
3.reduce the load capacitance of cmos..

Is This Answer Correct ?    0 Yes 0 No

Give the various techniques you know to minimize power consumption?..

Answer / panchamukhi.ellur

Various techniques are available to minimize the power
consumption such as
1)Multiple vdd technique ,depnding on application and power
required for that particular module use specific power
supply(vdd).
2)Using multiple thickness of THINOXIDE
3)To avoid short ckt current stack tecniques

Is This Answer Correct ?    0 Yes 4 No

Post New Answer

More VLSI Interview Questions

How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


6-T XOR gate?

0 Answers   Intel,


Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,


what is short Channel effect.

2 Answers  


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,






How can you model a SRAM at RTL Level?

1 Answers  


what is the difference between the TTL chips and CMOS chips?

0 Answers  


Explain the Working of a 2-stage OPAMP?

0 Answers   Intel,


What is polymorphism? (C++)

2 Answers   Intel,


What is the main function of metastability in vsdl?

0 Answers  


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,


Explain what is Verilog?

0 Answers  


Categories