Answer / Satyendra Tripathi

Gradually increasing the size of inverters in buffer design is essential for reducing load capacitance and signal delay. When a large number of gates are connected to a single output, they add up to create a high load capacitance which increases signal propagation delay. By using multiple smaller buffers, we can distribute the load across them, thus reducing the overall load and signal delay.nnUsing one large inverter to drive a circuit may initially seem like an efficient solution, but it can lead to increased power consumption due to the larger switching current required, and increased delay due to the higher capacitance. Additionally, the larger size of the inverter may make it more susceptible to voltage and temperature variations.

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,

---

How binary number can give a signal or convert into a digital signal?

1 Answers  

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1 Answers   Intel,

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---

How can you model a SRAM at RTL Level?

1 Answers  

---

Explain the Working of a 2-stage OPAMP?

1 Answers   Intel,

---

Explain how Verilog is different to normal programming language?

1 Answers  

---

Explain what is the use of defpararm?

1 Answers  

---

Explain the usage of the shared SPI bus?

1 Answers  

---

What are the steps required to solve setup and hold violations in vlsi?

1 Answers  

---

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

3 Answers   Intel,

---