Interested to Buy Any Domain ? << Click Here >> for more details...
What are the different limitations in increasing the power
supply to reduce delay?
- 2 Answers
- 8969 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Answer / bauer
There are also Mobility Degradation and Subthreshold Conduction which directly depend on the Voltage and Temperature.
| Is This Answer Correct ? | 1 Yes | 0 No |
What was your role in the silicon evaluation/product ramp? What tools did you use?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
6-T XOR gate?
What is the difference between = and == in C?
Tell me how BJT works.
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
Draw the stick diagram of a NOR gate. Optimize it
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
Are you familiar with VHDL and/or Verilog?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
What is FPGA?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
86 Family 
