What are the different limitations in increasing the power
supply to reduce delay?
- 2 Answers
- 7665 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Answer / bauer
There are also Mobility Degradation and Subthreshold Conduction which directly depend on the Voltage and Temperature.
| Is This Answer Correct ? | 1 Yes | 0 No |
What is the difference between the mealy and moore state machine?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain why & how a MOSFET works?
What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the depletion region?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
What happens when the gate oxide is very thin?
Explain depletion region.
What are the different measures that are required to achieve the design for better yield?
what is multiplexer?
Differences between functions and Procedures in VHDL?
86 Family 
