what is Latch up?How to avoid Latch up?

Answers were Sorted based on User's Feedback



what is Latch up?How to avoid Latch up?..

Answer / madhu

Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.

Is This Answer Correct ?    41 Yes 4 No

what is Latch up?How to avoid Latch up?..

Answer / coolmoon

Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.

SOI (silicon on insulator)doesnt have any latch up problem.

because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).

Is This Answer Correct ?    37 Yes 6 No

what is Latch up?How to avoid Latch up?..

Answer / abhishek

Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.

To minimize chances of latch up:

1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.

2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU

Is This Answer Correct ?    22 Yes 1 No

Post New Answer

More VLSI Interview Questions

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


What is hot electron effect?

3 Answers   Intel,


Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,






what is the doping?

5 Answers  


What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,


what is short Channel effect.

2 Answers  


Explain what is the use of defpararm?

0 Answers  


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   e-tec, Intel,


Why does the present vlsi circuits use mosfets instead of bjts?

0 Answers  


What is the purpose of having depletion mode device?

0 Answers  


Categories