Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


what is Latch up?How to avoid Latch up?

Answers were Sorted based on User's Feedback



what is Latch up?How to avoid Latch up?..

Answer / madhu

Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.

Is This Answer Correct ?    41 Yes 4 No

what is Latch up?How to avoid Latch up?..

Answer / coolmoon

Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.

SOI (silicon on insulator)doesnt have any latch up problem.

because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).

Is This Answer Correct ?    37 Yes 6 No

what is Latch up?How to avoid Latch up?..

Answer / abhishek

Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.

To minimize chances of latch up:

1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.

2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU

Is This Answer Correct ?    22 Yes 1 No

Post New Answer

More VLSI Interview Questions

What are the steps involved in preventing the metastability?

0 Answers  


Implement an Inverter using a single transistor?

4 Answers   Intel,


What are the different design techniques required to create a layout for digital circuits?

0 Answers  


Cross section of a PMOS transistor?

0 Answers   Intel,


Why is Extraction performed?

1 Answers   Intel,


What happens to delay if you increase load capacitance?

1 Answers   Google,


If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,


what is the difference between the testing and verification?

1 Answers   Intel,


Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,


what is multiplexer?

0 Answers  


Insights of a Tri-State Inverter?

3 Answers   Intel,


Explain what is the depletion region?

0 Answers  


Categories