What is the difference between fifo and the memory?
- 6 Answers
- 27582 Views
- DewSoft, Intel, Pentagon Rugged Systems, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Fifo(First In Last Out) is a memory sturcture where datas can be stored and retrived (in the order of its entery only). This is a queue,wheras Memory is a storage device which can hold datas dynamically or at any desired locations and can be retrived in any order.
| Is This Answer Correct ? | 51 Yes | 18 No |
Answer / guest
janardhan
fifo means first in first out data.
but memory we can access data from any where.
| Is This Answer Correct ? | 20 Yes | 1 No |
Answer / pankaj
FIFO(first in first out) is the approach/method to store the
data bytes/bits.
Where as memory is the data storage device.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / vaishnavi
RAM contains address
FIFO doesn't contain address
| Is This Answer Correct ? | 2 Yes | 1 No |
Answer / ayan
memory only stored data,
fifo is process to retrive and put the data.
| Is This Answer Correct ? | 2 Yes | 4 No |
Answer / techie
We can build FIFO using memory blocks (at a more granular
level using a series of registers). One of the structure we
can use for storing and retrieving data would be FIFO(First
In First Out). Other structure could be a Stack which is a
First In Last out kind of implementation. Similarity between
them is that they are used of data storage.
| Is This Answer Correct ? | 8 Yes | 12 No |
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What happens if we delay the enabling of Clock signal?
How does Vbe and Ic change with temperature?
What types of CMOS memories have you designed? What were their size? Speed?
Are you familiar with VHDL and/or Verilog?
Draw the SRAM Write Circuitry
What is the depletion region?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is interrupt latency?
How do you detect a sequence of "1101" arriving serially from a signal line?
Explain the operation considering a two processor computer system with a cache for each processor.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
86 Family 
