What is the difference between fifo and the memory?
Answers were Sorted based on User's Feedback
Fifo(First In Last Out) is a memory sturcture where datas can be stored and retrived (in the order of its entery only). This is a queue,wheras Memory is a storage device which can hold datas dynamically or at any desired locations and can be retrived in any order.
| Is This Answer Correct ? | 51 Yes | 18 No |
Answer / guest
janardhan
fifo means first in first out data.
but memory we can access data from any where.
| Is This Answer Correct ? | 20 Yes | 1 No |
Answer / pankaj
FIFO(first in first out) is the approach/method to store the
data bytes/bits.
Where as memory is the data storage device.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / vaishnavi
RAM contains address
FIFO doesn't contain address
| Is This Answer Correct ? | 2 Yes | 1 No |
Answer / ayan
memory only stored data,
fifo is process to retrive and put the data.
| Is This Answer Correct ? | 2 Yes | 4 No |
Answer / techie
We can build FIFO using memory blocks (at a more granular
level using a series of registers). One of the structure we
can use for storing and retrieving data would be FIFO(First
In First Out). Other structure could be a Stack which is a
First In Last out kind of implementation. Similarity between
them is that they are used of data storage.
| Is This Answer Correct ? | 8 Yes | 12 No |
How do you detect a sequence of "1101" arriving serially from a signal line?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What?s the critical path in a SRAM?
2 Answers Infosys, Intel, Texas,
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
What does it mean “the channel is pinched off”?
Tell me how BJT works.
Give various factors on which threshold voltage depends.
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain the various MOSFET Capacitances & their significance ?
what is Slack?
what is body effect?
What happens if we delay the enabling of Clock signal?