In a SRAM layout, which metal layers would you prefer for
Word Lines and Bit Lines? Why?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Give various factors on which threshold voltage depends.

0 Answers  


What?s the difference between Testing & Verification?

6 Answers   Infosys,


Give the cross-sectional diagram of the cmos.

0 Answers  


Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  


Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,






Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,


Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,


Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,


Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,


What is validation?

2 Answers   Intel,


What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,


Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  


Categories