Answer / madhu

Delay increases

Answer / jaya suriya

pd=f *c* vdd^2

power dissipation get increases.....
propagation delay get increases....
so speed of the circuit get decreased...

Answer / arpan

If load capacitance is increased then time require to charge
the capacitance increases, so the rise time increases which
in turn increases the delay.

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,

---

How to find the read failiure probablity in SRAM?

2 Answers  

---

what is the doping?

5 Answers  

---

Insights of a pass gate. Explain the working?

0 Answers   Intel,

---

Explain how binary number can give a signal or convert into a digital signal?

0 Answers  

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,

---

what is verilog?

0 Answers  

---

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,

---

Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

1 Answers   IIT, Intel,

---

What are the different design techniques required to create a layout for digital circuits?

0 Answers  

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,

---

Why do we use a Clock tree?

3 Answers   Intel,

---