Interested to Buy Any Domain ? << Click Here >> for more details...
Implement a 2 I/P and gate using Tran gates?
- 0 Answers
- 4067 Views
- Intel, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain the difference between write through and write back cache.
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Differences between IRSIM and SPICE?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
What are the steps involved in designing an optimal pad ring?
What is the build-in potential?
what is SCR (Silicon Controlled Rectifier)?
what is Early effects and their physical origin.
What are set up time & hold time constraints? What do they signify?
If not into production, how far did you follow the design and why did not you see it into production?
86 Family 
