Implement a 2 I/P and gate using Tran gates?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Mention what are the different gates where Boolean logic are applicable?

0 Answers  


What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,


What are the changes that are provided to meet design power targets?

0 Answers  


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

0 Answers   Infosys,


Explain Custom Design Flow?

2 Answers   Intel,






What is the main function of metastability in vsdl?

0 Answers  


Explain what is the depletion region?

0 Answers  


If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,


Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,


What is validation?

2 Answers   Intel,


Are you familiar with the term MESI?

1 Answers   Intel,


What is Fowler-Nordheim Tunneling?

2 Answers   Intel,


Categories