Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.)
Inputs AND OUTPUTS:
entity Lab4b is
Port ( Clr, Clk, D : in STD_LOGIC;
Q : out STD_LOGIC);
end Lab4b;
- 1 Answers
- 1709 Views
- I also Faced
- E-Mail Answers
Answer / Shruti Goswami
Here's a simple VHDL code for a D-Latch with Clear input:nn```vhdlnentity Lab4b isn Port ( Clr, Clk, D : in STD_LOGIC;n Q : out STD_LOGICn );nend Lab4b;nnarchitecture Behavioral of Lab4b isnbeginn process(Clk, Clr)n beginn if rising_edge(Clk) thenn if Clr = '1' thenn Q <= '0';n elsen Q <= D;n end if;n end if;n end process;nend Behavioral;n```
| Is This Answer Correct ? | 0 Yes | 0 No |
Have you studied buses? What types?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Give the expression for calculating Delay in CMOS circuit?
what is Slack?
Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?
What are the different design constraints occur in the synthesis phase?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What happens if we increase the number of contacts or via from one metal layer to the next?
What are the Factors affecting Power Consumption on a chip?
Explain Cross section of an NMOS transistor?
Explain why & how a MOSFET works?
How many bit combinations are there in a byte?
86 Family 
