Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / daud
when the Vds becomes greater than Vgs-Vt, the channel near drains becomes depleted and effective channel length reduces. This in effect reduces the resistance of channel as the drain voltage increases. This effect is called channel length modulation
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
Insights of a 4bit adder/Sub Circuit?
What are the different gates where boolean logic are applicable?
What are the various regions of operation of mosfet? How are those regions used?
Explain what is multiplexer?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the difference between synchronous and asynchronous reset?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What products have you designed which have entered high volume production?
Mention what are the two types of procedural blocks in Verilog?
What types of high speed CMOS circuits have you designed?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the different classification of the timing control?
What is the ideal input and output resistance of a current source?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
